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Abstract: Active Power Filters (APFs) have been used for reducing waveform distortion and
improving power quality. However, this function can be improved by means of a selective harmonic
compensation. Since an APF has rating restrictions, it is convenient to have the option of selecting
an individual or a set of particular harmonics in order to compensate and apply the total APF
capabilities to eliminate these harmonics, in particular those with a greater impact on the Total
Harmonic Distortion (THD). This paper presents the development of a new APF prototype based on a
three-phase three-level Neutral Point Clamped (NPC) inverter with selective harmonic compensation
capabilities and reactive power compensation. The selective harmonic compensation approach uses
several Synchronous Rotating Frames (SRF), to detect and control individual or a set of harmonics
using d and q variables. The APF includes a Three-Dimensional Space Vector Modulator (3D-SVPWM)
in order to generate the compensation currents. Because of its multilevel topology, the proposed active
power filter can be used in diverse power quality applications at sub-transmission and distribution
voltage levels. Simulation and experimental results are shown to validate the proposed solution and
assess the prototype performance in different scenarios.
Keywords: active power filters; neutral point clamped; selective harmonic compensation; synchronous
rotatory frames
1. Introduction
Harmonic currents produced by power electronic devices and nonlinear loads reduce power
quality, leading to diverse problems like increases in power losses, excessive heating in rotating
machinery, electromagnetic interference in communication systems, low power factor and failures in
electronic equipment [1–5]. There are several alternatives in the industry to improve power quality,
each one with their own advantages, disadvantages and field of application, e.g., transient suppressors,
line voltage regulators, uninterruptible power supply and active and hybrid power filters [6], among
others. APFs are used extensively in three-phase systems to reduce harmonic pollution and improve
power quality. These devices can be considered as controlled current sources, which inject harmonic
currents opposite to the harmonic currents generated by power electronic devices and non-linear loads,
reducing effectively distortion in the current and voltage waveforms [7]. A general description of the
APFs’ design can be found in [8,9].
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APFs have been also proposed to compensate the zero sequence through the neutral conductor
in four-wire systems [10], where a Flying Capacitor Converter (FCC) operates as a Shunt Active
Power Filter (SAPF) [11]. In general, the controller design of APFs is based on two stages that are
clearly defined. In the first stage, the APFs’ controller determines the fundamental and the harmonic
reference current to be compensated. Several harmonic current detection methods described in the
literature have been used at this stage, e.g., instantaneous reactive power theory [12], synchronous
reference frame method [13] and supplying current regulation [14], among others. Each one of these
techniques has been used in diverse application, and the synchronous reference frame method offers
some advantages for dealing with selective harmonic separation.
The second stage in the APF is normally designed to generate the harmonic reference currents to be
injected into the AC mains. Initially, for harmonics current cancellation, some well-known modulation
techniques, like the Pulse Width Modulation (PWM) technique described in [15], were used. Thus,
in [16], an APF for a three-phase, two-level inverter was proposed, where the controller design is
oriented to supervise both the line current and the DC-link voltage regulators. Later, the introduction
of Space Vector Pulse Width Modulation (SVPWM) techniques and the use of modern high speed
micro-processors became one of the more important developments in three-phase inverters [17]. This is
due to its undoubted operational advantages over carrier-based techniques, e.g., lower Total Harmonic
Distortion (THD), higher efficiency and higher voltage available in the DC-link, as shown in the
comparative study presented in [18].
More recently, the 3D-SVPWM modulation technique was proposed in [19]. This technique
was applied successfully to two level inverters in [20], minimizing the number of commutations
in the switching sequence and duty cycles. The excellent performance of 3D-SVPWM has
motivated the development of new applications in motor drives, rectifiers, Static Synchronous
Compensator (STATCOM), High Voltage Direct Current (HVDC), APFs and diverse renewable energy
applications [21,22]. Some other applications of 3D-SVPWM include a three-phase split-capacitor
voltage source inverter, which employs a hybrid voltage control algorithm [23], a three-phase four-leg
voltage source converter with a microcontroller [24] and a prototype to reduce common-mode voltage
(CMV) at the output of multilevel inverters [25]. It should bementioned that the Neutral Point Clamped
(NPC) three-level inverter is actually themost extensively-appliedmultilevel topology [26–30]. Another
important feature of the 3D-SVPWM technique is the fact that it improves the performance of three-level
inverters compared with a two-level device [31]. Consequently, when applied to multilevel inverters,
its performance also improves significantly.
Multilevel inverters are used in high-power and medium-voltage applications due to their
competitive advantages over their two-level counterparts. Some of their advantages are, e.g., reduced
switching-voltage ratings, smaller switching stresses dv/dt and an improved output voltage at lower
switching frequencies. These characteristics have led to the development of many applications,
including dynamic battery systems, where the multilevel topology allows one to generate a wide range
of output voltage levels [32], flexible alternating current transmission system (FACTS) for medium
voltage applications [33] and diverse applications in renewable energy, in particular wind energy
systems [34].
The developments presented above briefly describe the evolution of modulation techniques for
APFs. Actually, 3D-SVPWM is the most efficient and widely-used technique for current harmonic
compensation due to its versatility and efficiency. On the other hand, the use of NPC multilevel
inverters has become a clear trend, which has the purpose of attending to the potential demand for new
applications at power distribution and sub-transmission voltage levels under the smart grid concept.
However, the combined application of the above developments (3D-SVPWM and NPC multilevel
inverter) for selective harmonic current compensation in APFs has been scarce and limited only to
four-wire system applications in order to compensate the zero sequence component [35]. As far as the
authors know, the 3D-SVPWM technique never before has been used in NPC multilevel inverters for
selective harmonic current and reactive compensation in APFs.
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This paper address the design and testing of a novel APF with selective harmonic current
compensation capabilities, based on a three-phase multilevel NPC inverter, as shown in Figure 1.
The proposed design has the advantage of reducing an individual harmonic current or a particular
group of harmonic currents, improving power quality in the grid, which is reflected in the THD.
The APF uses the 3D-SVPWM to generate the pulses that the converter needs to produce the
compensation currents. The APF multilevel topology facilitates its use in power quality applications at
sub-transmission and distribution voltage levels. The advantage of multiple or selective harmonic
compensation is evident, since the APF can be used in diverse applications for reducing an individual
or a set of harmonic currents, in addition to reactive power compensation. This feature allows one to
use all of the power available in the APF for reducing those harmonics with a greater impact on the
THD. In the next sections, the salient steps in the APF design are described. Finally, the experimental
works for the assessment of the proposed design in an APF prototype are presented.
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Figure 1. Active power filter with multilevel inverter topology.
2. Results and Discussion
2.1. Three-Level Inverter
An advantage of the multilevel NPC inverter topology is that voltage stresses across the switches
are reduced due to a greater number of switching devices and voltage levels. An appropriate selection
of switching vectors also reduces harmonic currents generated by the inverter [36,37].
A three-phase three-level NPC inverter is shown in Figure 2. Each phase shares a common
DC bus, subdivided by two capacitors in three levels. The voltage across each capacitor is VDC/2;
and the voltage stresses across each switching device and clamping diodes are limited to VDC/2.
A three-level NPC is capable of providing five levels of line to line voltage and three levels of phase
voltage. The NPC inverter reduces harmonics in both current and voltage output.
Table 1 shows the switch states for phase a, and similar switching sequences can be derived for the
remaining phases considering a displacement of 120◦. Here, S1a and S3a are complementary between
them and, so, for S2a and S4a. State condition 1/0 means switch ON/OFF conditions.
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Figure 2. Three-level Neutral Point Clamped (NPC) inverter topology.
Table 1. Switching states for a three-level NPC inverter.
States of Switches Voltage
S1a S2a S3a S4a Level VaN
1 1 0 0 +VDC/2
0 1 1 0 0
0 0 1 1 −VDC/2
From Figure 2, a (m)-level diode clamped inverter includes (m−1) capacitors on the DC
bus. Furthermore, there are m-level phase voltage outputs and (2m−1)-level line voltage outputs.
Each active switching device has to withstand a blocking voltage of VDC/(m−1); however, the clamping
diode must have different voltage ratings for reverse voltage blocking. The number of diodes
required is 2(m−2), and the number of switches is 2(m−1) for each phase, where m is the number of
inverter levels.
2.2. Harmonic Detection Using the d-q Synchronous Reference Frame
The harmonics in the load current are detected using the Synchronous Reference Frame (SRF)
technique and a Low Pass Filter (LPF); see Figure 3. Hence, in the d-q harmonic frame, only the
selected harmonic is a DC-signal, and all other frequencies, including the fundamental, are AC signals.
The LPF is used for removing all of these AC signals, filtering only the DC signal representative of
the harmonic current of interest [38]. The filtered d-q harmonic current from the load and the inverter
is then fed to the PI controller. The controller generates harmonic currents of equal magnitude to
those produced by the non-linear load, for example, but of opposite polarity. Therefore, the harmonic
currents due to the non-linear load will be compensated by the inverter harmonic currents, at the point
of common coupling.
The proposed arrangement includes a saturation limit on every PI controller in order to ensure that
harmonic currents never increase beyond an allowed range. Otherwise, the inverter voltage reference
reaches magnitudes greater than the maximum allowed voltage by the DC capacitor. This may lead to
saturation in the modulator signal, which in turn produces unwanted harmonic signals. The main
advantages of this approach are that it allows one to compensate a single or a set of harmonic currents,
according to system requirements. For example, only those harmonic currents with a greater impact
on the THD can be selected for compensation. This is quite useful because APFs do not have infinite
power available to compensate harmonic currents.
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Figure 3. Selective harmonic compensation based on the synchronous reference frame.
2.3. Active Power Filter Controller
The vector control approach used has the advantage of a decoupled control for active and reactive
power, combined with a fast dynamic current response. The block diagram for the proposed APF
controller is shown in Figure 4. The design uses the three phase currents and voltages, which are
vectors in the complex α-β reference frame. A rotating reference frame synchronized with the AC-grid
is also introduced, the d-q frame, where voltages and currents remain constant. The angle between
both reference frames, θ, is computed by using a Phase Locked Loop (PLL). The information from
the PLL is used to synchronize the grid voltage phase angle with the phase voltages generated by the
inverter. Therefore, from the above, it is convenient to use the cascade connection of two controllers
with independent PI control loops in an outer and inner array.
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2.4. Inner and Outer Controller
The control system is mainly based on a fast inner loop controlling the AC current. The inner
current control loop can be implemented in the d-q frame using the basic relationship for the system
model. The inner current control block is presented in Figure 5. Inside the PI controller block,
there are two PI regulators, for the d and q axis current, respectively. After comparison, these PI
controllers transform the error between the d and q current components into voltage magnitudes.
The representative equation for the PI controller is:
R(s) = Kp +
Ki
s
= Kp
(
1+ Ti · s
Ti · s
)
, (1)
applying the Laplace transform to I → I(s). Considering I(s), Ire f (s) and the PI controller block:
{
Ire f (s)− I(s)
}(
Kp +
Ki
s
)
= V′inv(s). (2)
V’
inv
V
inv I
I
d
I
dref
-+
PI
Controller
PWM
Inverter
System 
Transfer 
Function
Figure 5. General block diagram for the inner current control.
For control purposes, the inverter can be considered as an ideal power transformer with a time
delay. The inverter output voltage tracks the voltage reference signal with an average time delay equal
to half the switching cycle and produced by the inverter switches. Hence, the general expression is:
V′inv(s)
1
1+ Ta · s
= Vinv(s), (3)
where Ta = Tswitch/2.
The phase voltages and currents in Figure 1 are given by:
Vabc = Riabc + L
diabc
dt
+ Vabc_inv, (4)
where Vabc and iabc are AC voltages and currents, respectively, and Vabc_inv is the inverter voltage.
R and L are the resistance and filter inductance between the converter and the AC system. Using the
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abc to d-q transformations, the three-phase inverter currents and voltages are expressed in the d-q
reference frame as:
Vd = Rid + L
did
dt
− ωLiq + Vdinv, (5)
Vq = Riq + L
diq
dt
+ ωLid + Vqinv, (6)
which are rotating synchronously at the AC frequency ω. Similarly, in the output side:
Idc = C
dVdc
dt
+ IL. (7)
Observe that Equations (5) and (6) are similar; therefore, only the d-axis equations will be used
from now on. The inner loop current controllers for id provides the output voltage reference signals,
Vd, which are fed into the inverter. By using (5),
Vdinv = (idre f − id)
(
Kp +
Ki
s
)
1
1+ sTa
. (8)
Equations (5) and (6) have the frequency-induced terms, wLid and wLiq, which produces a
cross-coupling between d and q currents. This undesired cross-coupling term can be eliminated
algebraically in the control loops, allowing an independent control in the d and q axis, respectively.
The compensating terms used for decoupling the system input from the converter are defined as:
V′dinv = −(idre f − id)
(
Kp +
Ki
s
)
+ wLiq + Vd, (9)
by substitution of (9) in (3) and then combined with (5),
L
did
dt
+ Rid = Vdinv, (10)
applying a Laplace transformation, Equation (10) becomes,
sId(s) = −
R
L
Id(s) +
1
L
Vdinv(s). (11)
Thus,
Id(s) =
1
sL + R
Vdinv(s), (12)
and the system transfer function is:
G(s) =
1
R
1
(1+ sτ)
, (13)
where the time constant is defined as τ = L/R.
Let us consider that the cross-coupling terms in the d-q current equations, and the grid voltage
components are disturbances, not present during the calculation of the d-q current control, but instead
being numerically compensated by a feed-forward loop in the main harmonic current control loop.
Then, the transfer function for the d-q fundamental and its harmonic currents is:
G(s) =
id_h(s)
Vdinv_h(s)
=
iq_h(s)
Vqinv_h(s)
=
ih(s)
Vinvh(s)
, (14)
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where Vdinv_h and Vqinv_h are the d-q components of the average voltages generated by the inverter for
the harmonic h, id_h and iq_h are the d-q components for the current between the inverter and the grid
for the harmonic h.
Observe in (13) that the system has a stable pole at −R/L. This pole can be cancelled by the zero
provided by the PI controller, where Kpinv_h and Kiinv_h are the proportional and integral constants of
the h harmonic in the PI current controller. Thus, Kiinv_h/Kpinv_h = R/L and Kpinv_h/L = 1/τinv_h,
where τinv_h is the time constant of the closed-loop system.
The average value of DC current for the active power filter, idc, can be represented in terms of the
fundamental AC currents and the inverter modulator signals. In the d-q reference frame, this is:
idc = 3/4(mdinvid + mqinviq), (15)
where mdinv and mqinv are the APF modulator signal. The d-q fundamental voltages, (5) and (6) can
be represented in terms of the modulator signals and the DC voltage Vdc, where Vdinv = Vdcmdinv/2
and Vqinv = Vdcmqinv/2. Thus, by solving (5) and (6) for id and iq currents and then substituting these
values in (15), the following expression for the idc and the DC power produced, Pdc, are:
idc =
3R
2Vdc
(i2d + i
2
q) +
3L
2Vdc
(
id
did
dt
+ iq
diq
dt
)
−
3
2Vdc(Vdid)
, (16)
idcVdc = Pdc =
3R
2
(i2d + i
2
q) +
3L
4
d
dt
(i2d + i
2
q)−
3
2
(Vdid). (17)
Equation (17) shows that in the DC side, the APF power is composed by the sum of resistive losses
on the AC side (3 · R(i2d + i
2
q)/2), the energy stored in the inductance between the inverter and the AC
grid (3/4 · L · d/dt · (i2d + i
2
q)/2) and the AC active power (3/2 · (Vdid)). Since resistive losses are very
small, they can be neglected from the dynamic equation of Pdc, (17). Furthermore, for low values of
L, the energy stored in the inductance can also be neglected. Thus, the final equation describing the
dynamics of the DC voltage is simplified to:
C
2
dv2dc
dt
= Pload +
(
−
3
2
(Vdid)
)
, (18)
where C is the circuit DC capacitance. In order to deal with linear terms (assuming that Vd is
constant), the output variable of the DC-plant is selected to be the square of the capacitor voltage
(i.e., a representation for the energy in the capacitor). Thus, selecting the square of the capacitor
voltage w = V2dc and considering Pload a disturbance, not present during the calculation of the voltage
controller, the transfer function for the DC-plant can be presented as:
w(s)
id(s)
= Pw(s) = −
3Vd
Cs
. (19)
From (19), the plant Pw(s) has a pole in the origin, and therefore, it is susceptible to disturbances.
In order to improve the disturbance rejection of plant Pw(s), an additional control loop is required to
speed up the plant natural response, which can be incorporated into the controller design. This control
loop is designed to move the pole away from the origin into the negative side of the real axis.
The configuration for the additional control loop is shown in Figure 6. By adding a feedback loop of
gain Gw, as shown in Figure 6, the transfer function of the improved plant Mdc(s) is:
Mw(s) = −
Pw(s)
1+ Pw(s)Gw
= −
3Vd
Cs + 3VdGw
. (20)
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Figure 6. The inner feedback loop applied to improve the load disturbance rejection of the DC
voltage plant.
As shown in Equation (20), the artificial pole added by the inner feedback loop has a value of
3VdGw. This value must be selected according to the desired speed of response; the larger the value
of Gw, the faster the speed of response, which means a better disturbance rejection. Some control
designers select Gw to make the plant dynamics as fast as the controller response time. The inner
feedback loop can be implemented in the digital controller scheme by making the current control
signal of the controller equal to,
id(s) = i
′
d(s)− Gww, (21)
where i′d(s) is the controller output. Once the inner feedback loop has been added to the DC voltage
plant, the controller tuning can be made by means of zero-pole cancellation, since now, the DC voltage
plant has a stable artificial pole at −3VdGw. This pole can be cancelled with the zero provided by the
PI rotor speed controller defined as:
Kw(s) =
Kpws + Kiw
s
=
Kpw
s
(
s +
Kiw
Kpw
)
, (22)
where Kpw and Kiw are the proportional and integral constants of the DC voltage controller. Thus,
by selecting Kiw/Kpw= 3VdGw/C and 3KpwVd/C = 1/τw, where τw is the time constant of w = V2dc
in the closed-loop system, then the open-loop controller gain is:
ιw(s) = Kw(s)Mw(s) =
(
3KpwVd
Cs
) (s + KiwKpw
)
(
s + 3VdGwC
) = 1
τws
, (23)
and the closed loop transfer function:
Bdc(s) =
V2dc_re f (s)
V2dc
=
Kw(s)Mw(s)
1+ Kw(s)Mw(s)
=
1
τws
1+ 1τws
=
1
τws + 1
, (24)
which is a first-order transfer function with unitary gain. The selection of τw is chosen according
to the desired speed of response of the closed loop system. It is recommended to set this loop at
least three-times greater than the time response of the id control loop. Figure 7 shows the DC voltage
control loop.
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Figure 8 shows the Bode plots for the system in the DC voltage control loop. The transfer function
for the DC voltage Pw(s) is a single integrator, according to (19). After adding an additional control
feedback loop, the improved plant of the DC voltage Mw(s) now contains an artificial pole at 146 rad/s.
This pole was selected to provide load disturbance rejection according to the closed loop dynamics,
by means of a real pole. The Bode plot for the closed loop transfer function shows that the the DC
controller loop performance is a first order transfer function.
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Figure 9 shows the Bode plots of the system in the current control loop. The transfer function for
the plant that defines the current dynamics is a first order system. The closed loop transfer function
includes the transfer function for the PI controller in cascade with a second order filter used to remove
the AC components of the d-q harmonic currents. However, at the frequency of interest (299 rad/s),
the dominant dynamics are mainly due to the plant and the PI controller.
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2.5. The Reactive Power Controllers
The reactive power dynamics is defined by:
Q = −
3
2
Vdiq, (25)
where Q is the reactive power. According to (25), the relationship between the amount of Q current
and the inverter reactive power is directly proportional if the AC voltage is assumed to have a constant
value. Because of this, a simple integral controller is enough to control the reactive power with first
order dynamics and zero steady state error. The transfer function, GQ, from the reactive power Q to
the iq current is given by:
GQ =
iq
Q
= −
2
3Vd
. (26)
In case of an integral controller of the type CQ(s) = KiQ/s, where KiQ is the integral constant
of the reactive power controller, GQ is added in cascade, and the following open loop expression
is obtained:
AQ(s) = GQ · CQ(s) = −
2KiQ
3Vds
. (27)
If KiQ is selected to have a value of KiQ = −3VdαQ/2, where αQ can be regarded as the closed
loop bandwidth of the controller, then the open loop expression AQ(s) and the closed loop expression
EQ(s) from the reactive power reference Qre f to Q are:
AQ(s) = −
2
3Vds
(
−
3VdαQ
2
)
=
αQ
s
, (28)
EP(s) =
Q
Qre f
=
AQ(s)
1+ AQ(s)
=
αQ
s + αQ
. (29)
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As seen in Equation (29) the closed loop dynamics for the active power control loop are a first
order system with a closed loop bandwidth of αQ. The value of αQ can be selected for a given rise time
of the control variable by the following formulations for first order systems:
α
Q
≈
0.35
tr_Q
(Hz) or α
Q
≈
2.2
tr_Q
(rad), (30)
where tr_Q is the desired rise time for the closed loop system. Figure 10 shows the block diagram for
the reactive power control loop.
 
Output
Σ
refQ
Reference
+
-
( )qi s Q
Control 
signal
( )QA s
Q
Controller
( )
/
Q
Q
C s
Ki s
=
−
Plant
2
3
Q
d
G
V
= −
( )QE s
Figure 10. Schematic diagram for the reactive power control loop.
2.6. Three-Dimensional Space Vector Modulator
The 3D-SVPWM algorithm allows one to calculate efficiently the commutation sequence by using
four state vectors, which are adjacent to the reference vector. The algorithm also determines the
respective commutation times for the power electronic devices in the three-level converter [39,40].
The reference vector can be represented by a tetrahedron whose vertices are the state vectors of the
switching sequence. Figure 11 shows the generalized 3D space for a three-level NPC inverter. In this
figure, 0, 1 and 2 represent the different DC levels, where 0 is the lower DC level, 1 is the connection
between the neutral point and each converter phase and 2 is the higher DC level. The multilevel control
region is divided into several sub-cubes, and the first step of the modulation algorithm is to find the
sub-cube where the reference vector is pointing. Considering this sub-cube using abc coordinates
and changing the origin coordinates to the nearest (0, 0, 0) sub cube vertex, the problem is reduced
to a two-level case because the two-level control region is one sub-cube. Therefore, the reference
vector is pointing to a tetrahedron. The tetrahedron vertices are the switching sequence state vectors.
The modulation algorithm input is a normalized voltage vector. The normalization depends only
on the number of inverter levels n and the DC voltage level at the inverter input. The modulation
algorithm takes, as the origin, the coordinates (0, 0, 0), so that the standard reference voltage must be
displaced, as shown in Figure 12.
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Figure 11. Generalized 3D space for a three-level NPC inverter.
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Figure 12. Sub-cube and the reference vector.
Six tetrahedrons should be studied for each sub-cube. Therefore, it is required to define these
possible tetrahedrons where the reference vector can be found. The desired tetrahedron can be
easily found using comparisons with the three planes at 45◦ within the three-dimensional space,
which directly defines the six tetrahedrons within the sub-cube. A maximum of three comparisons is
necessary to find the desired tetrahedron. Figure 13 shows the six tetrahedrons with corresponding
state vectors where the reference vector can be found. The computational load is always the same,
being independent of the number of inverter levels.
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Figure 13. Tetrahedrons in a sub-cube with corresponding state vectors.
Figure 14 shows the flowchart for the 3D-SVPWM algorithm for calculating the tetrahedron where
the reference vector is localized and the corresponding state vectors. Figure 15 shows the complete
block diagram of the 3D-SVPWM algorithm. Once the state vector, generated by the reference vector,
is defined, the switching times must be calculated. The algorithm generates, as output, the matrix
shown in (31) with four state vectors.
Sec =


S1a S
2
a S
3
a S
4
a
S1b S
2
b S
3
b S
4
b
S1c S
2
c S
3
c S
4
c

 , (31)
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Thus, the associated switching times are defined by:
t =


S1
S2
S3
S4


. (32)
Normalized
Reference Vector
(Ua, Ub,Uc,)
a= integer part (Ua)
b= integer part (Ub)
c= integer part (Uc)
Ua, Ub,Uc,a,b,c
Yes
Case 1
Case 1.1
Case 1.2 Case 1.3 Case 2.2 Case 2.3
Case 2
Case 2.1
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No
No
No
No
No
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Ua<=Uc+(b-c)
Figure 14. Flowchart for the Three-Dimensional Space Vector Modulator (3D-SVPWM) algorithm.
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Figure 15. Block diagram for the 3D-SVPWM algorithm.
3. Experimental Work
This section describes the computer simulations and experimental results obtained in the APF
prototype build up according to the methodology proposed in Section 2.
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3.1. Computer Simulations
The APF performance was simulated first in MATLAB/Simulink, 2014b R© in order to verify
their operational characteristics and to assess the convenience of building up the prototype shown in
Figure 1. In the computer simulations, a three-phase rectifier was used as a nonlinear load connected to
the grid at 100 V, 60 Hz through filtering inductors with L = 8.4 mH. The APF maintains a DC voltage
up to 250 V by using a capacitor C = 820 µF. Table 2 shows some cases of study regarding selective
harmonic compensation; the numbers in this table represent the proportion of harmonic compensation
considered. For example, 1 represents 100% compensation, and so on. It is important to remark that
the THD obtained after using the APF and compensating all of the harmonic currents is below 5%,
which complies with regulations. The THD obtained without using the APF is 27.4%.
Table 2. Study cases for selective harmonic compensation.
CASE
HARMONICS
5th 7th 11th 13th THD
1 1 1 1 1 4.2%
2 1 0 0 0 10.8%
3 1 0.5 0.5 0.5 6.3%
4 0.5 0.5 0.5 0.5 12.2%
5 0.5 0 0 0 15.1%
6 0.5 1 1 1 11.2%
7 0 1 1 1 21.5%
Figure 16 shows graphically the current waveforms’ performance before and after current
compensation at t = 0.8962 s. In this figure, the benefits of using the compensation levels shown in
Table 2, Case 1, are evident. For example, in this particular case, the THD is reduced from 27.4% to 4.2%.
Figure 17 shows the process for harmonic current compensation using the proposed APF and the
waveforms shown in Figure 16. First, from the contaminated signal shown in Figure 17a, the reference
filtered current is obtained (Figure 17b), which is a mixture of different harmonics. Figure 17c shows
the opposite currents generated by the multilevel inverter, which must be injected into the system for
harmonic current compensation. The final outcome of this process is a signal Figure 17d with a smaller
waveform distortion and a new improved THD equal to 4.2%. On the other hand, Figure 18 shows the
THDs obtained for the different harmonic currents with and without compensation, Cases 1, 2, 5 and 7
from Table 2. In general, the computer simulations show that the selection of the harmonic currents to
compensate and the percentage of compensation have a significant impact on the THD. The computer
simulations also show that the methodology proposed is capable of eliminating harmonic currents
with good results. Thus, it was decided to build up the APF prototype.
 Time (s)
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0
2
4
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Figure 16. Three phase grid currents before and after compensation.
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Figure 17. Harmonic current compensation process for phase a: (a) grid current without compensation;
(b) reference filtered current; (c) injected current into the system; and (d) grid current compensated.
Figure 18. Harmonic distortion for Cases 1, 2, 5 and 7 from Table 2 and grid current without compensation.
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3.2. Experimental Results
An APF prototype with selective harmonic compensation was built up, rated 1 kW three-phase
combined with a non-linear load based on a three-phase diode rectifier with a controlled resistive
load in the DC side of 48 Ω. The APF is connected to 40-V AC with a DC bus voltage of 150 V.
The control algorithm consisting of the reference compensating current calculation and the proposed
controller technique for selective harmonic compensation was implemented in the 32-bit digital
signal processing F28335, at a switching frequency of 16 kHz. Figure 19 shows the setup used
in the laboratory during prototype testing. Figure 20 shows the measured three-phase voltages,
the measured grid current compensated and the original polluted load current measured for phase a.
In this figure, the grid currents are compensated up to the 13th harmonic, as shown in Case 1 of
Table 2. In general, the measured results in the APF prototype are quite similar to the calculated
results in the computer simulations, which gives confidence in both the APF computational model
and the experimental prototype. In order to illustrate the APF advantages in the case of selective
harmonic control, the measured and calculated harmonics currents for Cases 7, 5, 2 and 1 in Table 2 are
shown in Figures 16–19, respectively. Each of these cases tries to reduce the waveform distortion by
using different strategies of harmonic compensation, leading to different THD improvements indexes.
Observe in Figures 21–24 that measured and calculated currents have similar waveforms and that
the THD is different for each case (Table 2), according to the strategy of harmonic compensation
selected, as expected. From the different cases under analysis, the fifth harmonic has a greater impact
in THD reduction. For example, in Case 2, the fifth harmonic is fully compensated in order to obtain a
TDH = 10.8%. However, in Cases 5 and 7, the fifth harmonic is not fully compensated, and even though,
the other harmonics are compensated, the THD is still higher than in Case 2. These experimental and
computer simulations show the advantages of using a suitable strategy for harmonic compensation
and THD improvement, where the selective harmonic compensation implemented in the proposed
APF prototype is a useful tool (individual or group of harmonics).
Figure 19. Laboratory setup used for the experiments.
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Figure 20. Three phase voltages, three-phase grid currents compensated and initial polluted current
load in phase a.
(a) (b)
Figure 21. Grid current waveform for Case 7, THD = 21.5%: (a) measured current; (b) simulated current.
(a) (b)
Figure 22. Grid current waveform for Case 5, THD = 15.1%: (a) measured current; (b) simulated current.
(a) (b)
Figure 23. Grid current waveform for Case 2, THD = 10.8%: (a) measured current; (b) simulated current.
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(a) (b)
Figure 24. Grid current waveform for Case 1, THD = 4.2%: (a) measured current; (b) simulated current.
4. Conclusions
This paper presents the development and assessment of a new APF for improving power quality
and reactive compensation in domestic, commercial and industrial environments. The APF prototype
is a three-phase, three-level NPC inverter with total or selective harmonic compensation capabilities
using several SRF. The use of SRF combined with an LPF facilitates individual harmonic control
using d-q signals. In general, the different design equations and control rules are easy to obtain
and can be implemented in a straightforward manner. The use of several SRF controllers allows a
selective harmonic compensation, which improves energymanagement after implementing a particular
harmonic elimination strategy for a given scenery. Furthermore, the harmonic compensation is carried
out without steady state error in a PI controller. A key stage in the APF performance is the accurate
generation of any harmonic current, with low harmonic content. This is achieved by using three-level
inverter and 3D-SVPWM techniques.
Due to the above characteristics, the proposed APF based in a three-level converter is an
attractive alternative to be applied in power quality improvement at distribution and sub-transmission
systems. Simulation and experimental results validate the design approach used and the general APF
performance. This can be observed in the comparison of the simulated and measured result in the
lab prototype.
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DC Direct Current
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LPF Low Pass Filter
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PLL Phase Locked Loop
PWM Pulse Width Modulation
SRF Synchronous Rotating Frame
STATCOM Static Synchronous Compensator
THD Total Harmonic Distortion
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3D-SVPWM Three-Dimensional Space Vector Modulation
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